We demonstrate how to configure and reconfigure a nanoelectronic nonlinear network to a universal set of logic gates by applying sequences of voltage pulses to the edges of the network. The nanoelectronic device is designed to consist of a self-assembled network of nanoparticles connected by two-terminal linker elements with hysteretic behaviour, allowing voltage-controlled switching between a linear and nonlinear current-voltage characteristic (IVC), making reconfigurable logic possible.
Introduction
In nanoelectronics there are two opposing developments: the lithographic scaling down of semiconductor components (top-down approach) tending towards the sub-10 nanometer region [1] , and simultaneously the scaling up of atomic clusters and molecular aggregates from the sub-1 nanometer region to supramolecular self-assembling macroscopic structures with new properties [2] . Currently the trends are mixed, and one can build a variety of structures on all scales. For example, one can build large scale supramolecular structures serving as templates for building circuits with nanoscale components.
In parallel, using state-of-the-art nanofabrication methods, there is intense research to build nanoscale field-effect transistors (FETs) from carbon nanotubes (CNTs) [3] , nanowires [4] and molecules [5] . In contrast, CNT FETs can also be put together using DNA-assisted self-assembly [6] . Moreover, DNA can be programmed to form nanowire networks [7] , or regular lattices providing bonding sites for the assembly of patterns of DNA-marked nanoparticles [8] .
On the nanoelectronics architecture side, there have also been many interesting developments trying to cope with the increasing density and smallness of components, and the needs for self-assembly and fault tolerance [9, 10] . In one such biomimetic approach, neuromorphic computation, the functionality of simple neural networks is mimicked by forming a network with resistive and capacitive links connecting a collection of metallic nanoparticles [11] [12] [13] . In this scheme, the nanoparticles are current-biased through an underlying resonant-tunneling-diode (RTD) substrate, each nanoparticle forming a nonlinear summation node. The nanoparticle cell is programmed from the edges, and the scheme allows both some level of neural computing [11, 13] and the implementation of logic gates [12, 13] ; it has recently been investigated for a network of semiconductor RTD components [14] .
In an alternative scheme, which is at the focus of this paper, the resistive links can be replaced by nonlinear links, with current-voltage characteristic (IVC) showing NDR (negative differential resistance) and latching behaviour. The nonlinear characteristics are therefore transferred from the nanoparticle nodes to the interparticle links.
Inspired by theory and by molecular electronic transport experiments showing NDR characteristics [15] [16] [17] , a scheme with a random network of NDR-type linker elements was then introduced in 2002 under the name of 'nanocell' in a paper by Tour et al [18] , and further elaborated in several papers [19, 20] . Assuming that one has direct access to each individual link, and is able to switch on and off selected links at will ('mortal programming'), the result showed that it is theoretically possible to configure the network to a state corresponding to a logic gate.
The present work represents an extension of the work of Tour et al [18] [19] [20] , introducing a hysteretic IVC with twoterminal voltage-controlled switching between two different IVC branches.
The groundbreaking new result is a demonstration, by programming from the edges without direct external access to individual links, how to configure the untrained nanocell after fabrication to becoming a specific type of gate. In this paper we will therefore demonstrate a significant extension of the nanocell postfabrication configuration method in which any two of XOR, AND and OR can be (re)configured in a single nanocell, as long as one has individual access to each I/O pin in the nanocell, or individual access to each clock and ground pin of the latching circuit. The reason for choosing these three logic gates is that they represent a universal set of gates, because XOR with a logic 1 on one input behaves as an inverter, and NAND and NOR are both universal gates.
We will not, at this stage, emphasize the connection to molecular electronics and functional molecular networks. In recent years the enormous difficulties in producing reproducible transport data for molecular junctions have been amply recognized [21, 22] , and the challenge to produce the required IVCs will keep chemists busy for some time. Nevertheless, we maintain that it is a valid proposition to investigate the properties of nanocell networks, programmed from the edges, defining the IVCs needed to provide the advanced functionality required for a competitive device. If this turns out to be too difficult for molecular synthesis, then the chemical reality will define the limitations on the possible operations of the nanocell.
The nanocell model is presented in section 2. The nanocell system studied is in many aspects similar to the one investigated by Husband et al [19] , and the number and distribution of internal nodes is identical. Our extensions concern the form of the reverse bias IVCs of the (molecular) links, the voltage control of hysteretic switching between linear and NDR branches of the IVCs, and the latching principle used. Furthermore, the input pins are on opposite sides instead of on adjacent sides, because the half-adder (XOR-AND combination) is easier to configure in this setup due to reduced cross-talk between outputs 1 and 2.
A minimum requirement for a logic gate is signal restoration, the output being in a form that can be used as input to another logic gate. For demonstrating a logic gate which fulfills this minimum requirement, we introduce in section 3 an external bistable NDR latch [10, 23, 24] in the simulation model. Section 4 then demonstrates how to reset and (re)configure the nanocell to different logic gates by applying voltages to the I/O pins, or to the clock and ground pins. Section 5 provides an interpretation of the operation of the nanocell and section 6 discusses connections to molecular electronics. Finally, section 7 summarizes our method of analyzing the network, from one-dimensional models to full numerical simulation, and presents a brief outlook.
The nanocell concept and model
The nanocell is designed to be a collection of conducting nanoparticles interconnected by many parallel elements ('molecules') of a single species, as illustrated in figure 1 . The nanoparticles are modeled as nodes in the circuit diagram and the circuit for each node-node interconnecting link is shown in figure 2 , consisting of a set of parallel linker elements depicted as diodes.
The linker elements in general are assumed to exhibit nonlinear IVCs including negative differential resistance (NDR) and hysteretic switching between NDR and linear branches, as shown in figure 3 . The idea is to connect the network to a number I/O pins at the edges of the nanocell. The nanocell can then be accessed from the outside world via the I/O pins.
The goal is to perform reconfigurable logic functions, using the nanocell I/O pins for configuration as well as for operation. At least one would like to achieve configurable logic, as this probably will be required for overcoming the inherent fault density from self-assembly techniques. Up to now, one major disadvantage of the nanocell has been that no logic-gate configuration method has been demonstrated that changes the switching state of the linker elements by only accessing the I/O pins.
From the prior work of Tour et al [18] [19] [20] it follows that, for a given random network of NDR linkers, it is often possible to turn it into a logic gate by selectively switching the linker elements on and off, an important proof-of-principle result. However, which linker elements to switch on or off was found through generating and searching the set of all possible combinations of turning on or off linkers (configuration space) guided by genetic search algorithms. However, in view of the large search space combined with the implicit requirement to be able to selectively switch on or off each individual linker element, this cannot be a practical approach. Since the nanocell is a novel and potentially interesting way of building logic 
The on-state of the linker element is the part of the IVC that exhibits the differential conductances g rev , g max , g NDR and g pNDR . For the off-state, this is simply g off . The post-NDR conductance g pNDR is modeled such that it always can be extended through the origin; therefore, for example, g pNDR , I min and I max can be determined from the other on-state parameters. Note that the only way to move to the off-state is to raise the voltage V > V off > 0. And, similarly, to move to the on-state one needs to lower the voltage V < V on < 0. This means that the linker element remembers its state even when zero voltage is applied. In the graph the slopes of g pNDR , g off and g rev have been modified from the values used in simulations in order to improve visibility. The reference direction of the IVC is defined in the inset.
gates in molecular electronic circuits, we want to investigate practical ways of configuring the nanocell.
Our first goal has therefore been to reduce the large search space by understanding some of the principles behind the nanocell logic gates. We have found an approximative theoretical model, which is outlined in section 5, reducing the functional gates to one-dimensional networks of linear resistors with a single NDR link connecting to the output terminals.
To facilitate comparison, we have as much as possible used the same circuit characteristics as in the prior work of Husband et al [19] : capacitances, node placement, placement of external pins, the idea to connect a bistable latch to the pins, and the approximate parameters of the on-part of the forwardbiased linker IVC (g max , V a , V b , g pNDR ). However, because Tour et al [18, 19] never modeled the mechanism of on-and off-switching of the links, our voltage-controlled two-terminal IVC switching represents a decisive extension and potential improvement compared to previous work.
The current-voltage characteristic (IVC) of the individual elements of the links between nodes are modeled with the parameters necessary to describe a piecewise linear IVC, like shown in figure 3 . As can be seen from the figure, the elements are designed to be switchable between two radically different branches of the IVC: an 'on'-state with nonlinear (NDR) conductivity, and an 'off'-state with low linear conductivity (g off = 0.1 pS). The switching between the two branches of the IVC is accomplished by applying voltages outside the region of normal operation, exploiting the (designed) hysteretic behaviour. Note that the element remembers its state (branch) even if no voltage is applied.
To be able to configure within our scheme, we need the linker elements to turn on individually by switching on at slightly different voltages V on . A distribution of switching voltages is therefore necessary, and we have used
If we for a moment focus on the 'on'-state part of the IVC in figure 3 , we see that the linker elements, including the contacts, are assumed to be asymmetric, which is the reason for depicting the elements as diodes. In the (defined) forward bias direction there is a region of negative differential resistance (NDR). The asymmetry improves configurability and allows for uniform threshold levels in our configuration scheme. The NDR behaviour is necessary for achieving negating logic and for signal restoration. In our simulations we have used the 'on' IVC parameters: V a = 0.65 V, V b = 0.8 V, I max = 100 pA, g rev = 38 pS and g pNDR = 1 pS. Furthermore, the internode and node to ground capacitance is set to C = 10 −7 pF. Note that the 'on'-state, forward-biased part of the IVC in figure 3 resembles the one used in the article of Husband et al [19] .
When viewing the whole nanocell, to avoid large circuit diagrams, we depict each connection (figure 2) as a line with varying width depending on the number of NDRs in their on state; see figure 4. An example of this standard is the nanocell in figure 1 , which is shown with full conductivity, i.e. n We used WinSpice [25] , a circuit solver, to simulate the nanocell with surrounding circuitry in a single model, such as shown in figure 5 . The hysteresis in the IVCs was implemented with a voltage-controlled switch. A special purpose MATLAB code was developed to generate the WinSpice circuit description, and also to extract and present the linker switching state at selected time points (as in for example figure 7).
External bistable latches
For digital logic we would ideally want noise tolerance (including signal restoration) and the ability to support fanout [10] . In our simulations we have set a minimum requirement of signal restoration, which is sufficient to demonstrate reconfigurability of the nanocell. Therefore, an external bistable NDR latch [23, 24, 26 ] is connected to each output for signal restoration. Furthermore, the input is a voltage source in series with a resistor, simulating the input from an upstream bistable NDR latch. The devices connected to the input and output are shown in figure 5 .
We use a different bistable latch than Husband et al [19] , the principle of which is described in [26] . Our latch has the advantage that it is possible to control its threshold level, and the latch is included on the same terms as the nanocell itself as part of the circuit to be trained and operated.
We assume that the bistable latch elements in figure 5 consist of links as in figure 2 , with the molecular IVC described by the IVC in figure 3 but with parameters with the superscript latch: V = 0 pS. We also assume that the two links have n c and n g elements of the latch type in their on-state, all of them directed towards ground.
In principle the bistable latch is a threshold device [27, 28] which latches to a high (low) output voltage if the output current from the nanocell is sufficiently high (low). The threshold level is determined by the difference between n g and n c together with I latch max . In our simulations, we use the parameters n g = 101, n c = 100 and C c = C g = 10 −6 pF, taking the capacitance of a pin to be ten times that of a node.
If one needs to adjust n g and n c , one can switch on or off a few linker elements by applying voltages across these links. This is not demonstrated in this paper, but is straightforward assuming individual access to ground, output and clock pins of the external latches. (This means for example that during the time the 'ground' pin is individually accessed, it is not connected to ground.)
As this paper aims at demonstrating reconfigurable logic in the nanocell, and not latching per se, we will not in this paper describe how the bistable latch works. Here we merely state how the latch is operated, and the result of this operation. Similar NDR latches have been treated in detail in other [24] or similar [26] systems.
The operation is simple. First the inputs to the nanocell are raised to the voltage corresponding to digital 0 or 1. Then the clock voltage is raised from zero to the point where the latch becomes bistable. At that point the voltage of the output node V out is switched high or low depending on the current from the nanocell. The clock voltage is then raised further to a holding voltage, where the high (low) voltage state corresponds to the voltage defined as a digital 1 (0). Now, the output voltage is independent of the input voltages, for large enough n g and n c . Finally, after the outputs have been used for readout, or as inputs to a subsequent nanocell, the latch is reset by lowering the clock voltage to zero. For a discussion on how to interconnect nanocells and how to distribute clock signals, etc, we refer to [26] 1 . Note that a simple threshold view of the latch is not always appropriate when dealing with nanocell type of input. We therefore include the bistable latches and the nanocell in figure 5 in a single WinSpice model. Thus, the results in the present paper are not dependent on the interpretation of the latch operation. Also note that because the parameters of capacitance and conductance are selected for comparability with previous work, and not from a detailed investigation of actual substrates and linker elements, one should be careful when drawing conclusions from timing values in this paper.
(Re)configuring the nanocell
We will now show how to configure the nanocell, starting with the half-adder (a combination of XOR and AND) as an example.
First, note from figure 6 that most of the voltage drop occurs closest to the pin where the voltage is applied. Therefore the strategy is to change only the state of the outer linker elements, close to the edges. Furthermore, because we want to be able to reset and reconfigure our nanocell, we have to make sure that we can get back to a reset configuration. Because |V on | > |V off | in the linker IVC, if we try to turn on any linker element in one direction in a link, we would turn off all elements in the other direction in the same link. Therefore, we can never get to the initial state with all linker elements 'on', because we have molecules in both directions. Instead we start by resetting the nanocell to a state where all elements closest to the output pins are switched off. From this reset state we can configure the gates. This resetting is depicted in the three first pulses in figure 7 .
From the reset state we configure the nanocell to a specific logic gate by switching 'on' one, or a few, linker elements connected to the outputs (terminal links) in the preferred direction, depending on which logic gate one wants to implement (here a half-adder). This is done by the next two pulses in figure 7 .
After configuration, we operate the configured nanocell by applying a test sequence to the input pins corresponding to input values 00, 01, 10 and 11. Simultaneously we operate the clock voltage to latch the output pins, as seen in figure 7 and the top right corner of figure 8. Finally, in figure 7 we once again apply the reset sequence to get back to the reset state.
In figure 8 we summarize the results for all pairs of XOR, OR and AND gates. We only show six out of nine possible combinations. To get the remaining three, just interchange the two output pins for the asymmetric logic gate pairs. In the figure we show only the two configuration voltage pulses together with the nanocell state after the first and the second pulses and the result from the operation phase, because the remaining pulses and their outcome are identical to figure 7. Note that, to produce these results we simulated all of the components in figure 5 including the bistable latches. The simulations covered all phases described in figure 7 (i.e. starting with an initialized nanocell at 0 ns, and ending with a reset nanocell at 2200 ns) and performed in a single WinSpice run. Figure 8 shows that the configured nanocells in the third column do not differ very much from each other. Still, they implement different logic gates. Obviously, a critical point of the configuration phase is to turn on one or a few linker elements in a certain direction in a controlled fashion. This is the reason why we need to have distributed switching voltages, and in particular on-switching voltages. By applying the appropriate voltage to the I/O pins, we can make sure that the voltage drop over the linker elements closest to the output pin is just enough for one or a few elements to switch.
In a real application we cannot measure this voltage, and we do not know the exact internal configuration of the nanocell. Figure 7 . Resetting, configuration and operation of a half-adder in the nanocell. In the graph, the voltages (pulse train) applied to the I/O pins are shown. Below the graph, the nanocell states at selected time points are shown. The corresponding time points are indicated with lines drawn to the timescale in the graph. Some of the states play a special role as indicated (initial, reset and configured states). The text above the graph divides the pulse train into functional phases (reset, configuration and operation phases). The reset phase is independent of which logic gate one wants to implement (or reset). Therefore this phase is not shown for the other logic gates in figure 8 . Note that during the operation phase: (1) the nanocell is in its configured state during the whole phase; (2) the voltage is applied to the input pins only; (3) the clock is operated (not shown), which latches the output to the correct value. Note also that the nanocell never returns to the initial state, but to the reset state.
g off = 0.1 pS), one can detect when a linker element switches on by measuring the current through the target output pin. In figure 9 we see that we can tell that on-switching has occurred because of the presence of a step-like increase in current. Furthermore, the voltage drop over the linker elements closest to the pin automatically decreases after the onswitching, due to the much higher conductance; see figure 9 . This inhibits any further switching activity; to cause additional switching, one must increase the voltage drop between the I/O pins beyond this point. This improves the chances of only switching on a few elements in a controlled fashion.
If one fails to configure the appropriate logic gate, one must simply reset and reconfigure 2 , by applying extreme voltages.
Interpretation of the nanocell operation
So far, we have shown that we can (re)configure the nanocell to all pairwise combinations of XOR, AND and OR. We now provide an interpretation of the operation phase of the results in figure 8 .
We choose not to operate with higher voltages than 2V a (defined in figure 3 ) to avoid that more than one link along a path can show NDR behaviour. A first important observation is that the voltage drop from the input pin to the output pin ( V ) can, along a path with monotonically decreasing potential, support at most one link showing NDR behaviour. This follows from voltage division and the fact that V < 2V a . Therefore, along this path, all other links behave as normal resistors.
Furthermore, as we slowly raise the voltage difference from zero 3 , the voltage will build up more quickly over areas where we have the least and/or weakest links. Therefore, only these could potentially show NDR behaviour during operation, while the others would behave as normal resistors. Now we return to the configured nanocells in column 3 of figure 8 . If we look at a single output pin at a time, neglecting any cross-talk between the outputs, we see that there are three principally different configurations, categorized by which and how many elements in the terminal links are switched on. The three categories are (as indicated in figure 8 ) as follows.
• Category 1: All forward-biased elements switched on in all terminal links. For category 1, with all forward-biased elements switched on in the terminal links, the voltage drop from the input pin is fairly evenly distributed from the input pins to the output pin. Therefore, the voltage drop over a single link does not suffice to drive any of the links to the NDR region of their IVCs, and therefore all links can be treated as normal resistors. Thus, this configuration results in an output current proportional to the average voltage of the two inputs. With the threshold level set by the external bistable latch, this implements an OR gate, as can be seen in figure 8 . Of course, had we selected a higher threshold level, this would have implemented an AND gate.
For category 2, with a single forward-biased element switched on in all terminal links, the terminal links have less Effects of elements turning on in a terminal link, taken at the XOR output pin, from the end of the rise time of pulse four in figure 7 . Top: step-like current increase from the output pin when the linker elements switch on. Bottom: the voltage drop over the terminal links decreases when the first elements switch on, which inhibits further switching.
conductivity compared to category 1. Therefore more of the voltage drop occurs over these links, which potentially could exceed V a (depending on the input voltages), while the other links still can be treated as normal resistors. Simply put these normal resistors provide an average of the two input voltages to the terminal links:
• for the logic inputs 01 and 10, the average input results in less voltage drop than V a over the terminal links, and therefore the output current is comparatively high because the terminal link conductivity then is g max ; • for the logic input 11, the average input results in higher voltage drop than V b over the terminal links and therefore the output current is comparatively low because the terminal link conductivity then is g pNDR g max .
To summarize, the output current is high for the inputs 01 and 10, and low for the input 11 (the input 00 trivially leads to low current). Together with an appropriate threshold level implemented by the external bistable latch, this implements an XOR gate.
For category 3, with reverse biased elements in the terminal links, the terminal links always behave as normal resistors due the linearity of the reverse-biased IVC. Compared to category 1, these reversed-biased terminal links have lower conductivity (g rev = g max /4), and therefore comparatively more voltage drop will occur over the terminal links, and consequently comparatively less voltage drop over the other links. Therefore the other links can once again be treated as normal resistors. Just as for category 1, this type of configuration results in an output current proportional to the average voltage of the two inputs. However, as opposed to category 1, we are free to vary the number of elements switched on per terminal link (and therefore the resulting output current) without changing the implemented logic gate 4 .
This is because the reverse-biased linker elements always act as normal resistors, regardless of voltage drop. Therefore, we can implement both AND and OR gates while keeping the threshold level constant. Apparently, categories 1 and 3 can implement the same logic gates (OR and AND gates), provided that we can have different threshold levels at different gates. This means that category 3 is not a prerequisite for our configuration scheme, and therefore neither is the asymmetry of the NDR structure in the 'on' part of the linker IVC ( figure 3 ): also the reverse direction can have an NDR feature. We have however kept the implicit threshold level constant in our simulations (determined by the external latch), and thus we need category 3. Another advantage of the flexibility in the number of linker elements in category 3 is that it allows us to, in a simple way, counteract any asymmetry in the nanocell topology. An example of this is the AND-AND gate in figure 8 , where we have different numbers of elements switched on in the terminal links to compensate for the top input pin being closer to the output pins than the lower input pin. With NDR behaviour in both directions, similar compensation can be done, but within a smaller range.
Connections to molecular electronics
The IVC of the single linker-element in figure 3 is inspired by experimental [15] [16] [17] [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] [40] [41] and theoretical [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] results for molecules, although no exact IVC of our type has been found. In the present work we have explicitly avoided associating the nanocell conductive linker elements with molecules. Although self-assembled molecular electronics may provide a future complement, and even alternatives, to silicon nanoelectronics, reliable molecular switches and NDR elements do not exist. Moreover, our approach involves advanced molecular characteristics by employing hysteretic two-terminal links that can be switched between two different IVCs with linear and nonlinear characteristics by appropriately cycling the terminal voltages.
In contrast to the original nanocell work by Tour et al [18] [19] [20] , our present approach provides a concrete way of configuring logic gates and programming the device from the edges. It should therefore be of interest to further characterize existing, or develop new, nanoparticle linker elements with the desired hysteretic nonlinear conductive properties.
When searching for molecular candidates it is important to note that the form of the IVC in figure 3 has a certain flexibility. For instance, as mentioned in section 5, we can allow NDR behaviour in both directions as long as we can adjust threshold levels individually at each external bistable latch for each output, as mentioned in section 3. Moreover, the requirement of asymmetry in the switching voltage can be removed if we can control the direction of the terminal link molecules from the start, as implied in section 4. Both these points are illustrated in the following description of a molecular candidate.
One existing molecular candidate is oligo-phenyleneethynylene (OPE) with one or two nitro side groups, recently investigated [38, 39] , employing a metal-insulator junction device to study the IVC of a molecular monolayer. In this setup, the junction showed switching between high and low conductivity, and it was found that the molecules, after device fabrication, were initially in their high conductive state. Interestingly, the direction of the molecular switchoff voltage is determined by the direction of first voltage applied above switching threshold. This means that we would get unidirectional molecules during our initialization pulses. These could then be fully turned on or off without requiring asymmetry in the switching voltages.
Of course this means we cannot control the direction of the molecules, once they are initialized, so we would have to do without the category 3 type of terminal links. This is not a major problem, as discussed in section 5, as long as we use variable threshold levels. As for the switching voltage levels, the molecules show spread in their on/off switching voltages [38] as desired. Furthermore, the molecules show NDR behaviour in both directions, which is acceptable because we are not using category 3 type of terminal links anyhow. All of these aspects make the molecule an attractive alternative.
One problem is that the NDR behaviour and the switchon/off voltages occur at the same voltage, at least at the sweep rate 100 mV s −1 . If, at a higher sweep rate (e.g. 100 mV ns −1 ) or a shorter time at higher voltage, the NDR behaviour remains, while the switching is suppressed, this molecule is still a candidate; one could then separate operation from configuration by pulse speed instead of voltage level, while retaining most of the concepts presented in this paper.
Other issues related to the investigation in [38] are as follows:
• the desired hysteretic NDR behaviour has not yet been shown for molecules in a nanoparticle network, only in vertical transport through a monolayer; • the device yield is very low;
• out of the four monolayer devices shown, at the most one or two have good enough IVC 5 to be implemented in the most simple demonstrator (without external latches).
It should be stressed that we have not tested the parameter tolerances via simulations, partly because of the time-consuming trial-and-error approach necessary for finding appropriate configuration voltage pulses. In a physical setup this trial-and-error approach is more viable, due to the immediate response to applied voltages.
Clues to the applicable parameter range can be found in section 5. However, one carefully needs to take into account any deviation from the piecewise linear IVC used in this paper.
Summary and outlook
We have considered a self-assembled network of nanoparticles connected by switchable nonlinear conductive links-the nanocell. The results of this paper were produced from an extensive numerical investigation of the dynamics of the circuit model for the two-dimensional nanocell network plus latches, demonstrating how to train and operate the nanocell to achieve a set of universal logic gates. However, many of these results can be derived and understood from simplified one-dimensional network models, providing analytical results and logic relations for interpretation of nanocell operation.
Moreover, the models are helpful when determining parameter ranges for the various nanocell network elements.
The simplest possible pathway is a one-dimensional chain with one weak link. The weak link is mainly intended to model variations in the strengths of the links, and how this influences the IVC of the chain. The high-resistance weak link will take up the largest part of the voltage drop, and will therefore be the first link to be driven past the NDR region into a lowconductance state. In this state, the weak link can selectively be further driven beyond the voltage where it switches to the 'off' state. In practice, the weak links will be directly connected to the output terminals.
With the basic parameters obtained from one-dimensional chain models, we simulated voltage-in current-out logic for nanocells constructed by hand to implement logic according to the model (the target configuration producing the desired logic gate). The outcome supported our theoretical model, and we then simulated these nanocells together with the bistable latches to provide voltage-in-voltage-out logic. The latch parameters were set to provide the appropriate threshold level. Because operation of the bistable latch influences the nanocell, some further adjustments were needed to produce the correct result.
Knowing that the target configurations were indeed implementing the desired logic, the next step was to find the necessary switching behaviour of the linker IVCs that would allow us to switch the terminal links on and off to reach those configurations. The requirements were: (1) only one type of IVC for all linker elements, (2) each feature of the IVC found experimentally, (3) smallest possible number of IVC features (to enhance the chances of physical realization), (4) IVC similar to that of Tour et al [18, 19] , and (5) the IVC extensions should not influence the model for nanocell operation. The IVC described in this paper represents the best solution found. We tested the IVC together with training pulses, and observed which of the links in the nanocell switched depending on voltage levels and switching voltages. We also studied the current response from the pins to detect the switching events.
Finally, for each logic gate we made a WinSpice simulation of the total system, nanocell plus bistable latches. The simulation included all the phases of operation: reset (from the initial state), configuration, logic operation, and reset (from the configured state). The results of these simulations have been presented in this paper, demonstrating that the nanocell network can be configured and reconfigured to forming a universal set of gates by applying voltages at the edges of the network. The nonlinear operations are performed by the threshold device and in some cases by the terminal links. All other links are merely acting as normal resistors. The network itself has thus limited computational power. The advantage is instead that the reconfiguration scheme provides a way to cope with the inherent fault density: variations in available terminal links and in distance from input to output pins can be compensated for. Furthermore, one can expect the function of the nanocell not to depend strongly on which internal links are available.
With a total length of 10 nm for a molecule plus nanoparticle, the nanocell discussed in this paper would cover an area of approximately 40 × 40 nm 2 , excluding the bistable latches. The present nanocell is operated at 5 MHz.
However, the maximum operation frequency of course could be considerably higher, depending on the system parameters, i.e. on the actual capacitances and linker element IVCs.
Fundamentally, the discussion concerns functionality, price and performance. Using semiconductor nanowires and carbon nanotubes, it is possible to build transistor switches that are smaller than today's molecular junctions. Moreover, it is difficult to beat the general-purpose functionality and speed of conventional microprocessors. The competitive edge of molecular electronics must therefore involve self-assembly, low energy consumption and low price for comparable density of logic functionality, compensating for slow speed in suitable applications. For example, even with 10 nm transistors used for building logic gates, it is probably difficult to beat the potential logic functionality of a 40 × 40 nm 2 reconfigurable nanocell. Self-assembled networks of molecularly linked metal nanoparticle or nanowires [52] or functionalized carbon nanotubes [53] should therefore be interesting systems for exploring computational functionality, driving research toward synthesis of nanoelectronic linker elements with required hysteretic switching and nonlinear electrical properties.
